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Layered transition metal dichalcogenides display a wide range of attractive physical and 
chemical properties and are potentially important for various device applications. Here 
we report the electronic transport and device properties of monolayer molybdenum 
disulphide (MoS2) grown by chemical vapor deposition (CVD). We show that these 
devices have the potential to suppress short channel effects and have high critical 
breakdown electric field. However, our study reveals that the electronic properties of 
these devices are at present, severely limited by the presence of a significant amount of 
band tail trapping states. Through capacitance and ac conductance measurements, we 
systematically quantify the density-of-states and response time of these states. Due to the 
large amount of trapped charges, the measured effective mobility also leads to a large 
underestimation of the true band mobility and the potential of the material. Continual 
engineering efforts on improving the sample quality are needed for its potential 
applications. 
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Two-dimensional materials are attracting considerable attention due to their unique 
electronic, optical, and mechanical properties1. Following the success of graphene, a 
group of 2D materials known as the transition metal dichalcogenides (TMD) has begun to 
garner attention. Among them, molybdenum disulfide (MoS2) is probably one of the most 
explored TMDs 2,3. The sizeable (1.8 eV) direct bandgap of monolayer MoS2 4 makes it a 
potential material for not only digital electronics, but numerous photonic applications 
such as light emitter5, photodetectors6,7, and solar cells 8. Excellent mechanical flexibility 
of MoS2 also makes it a compelling semiconducting material for flexible electronics9,10. 
Most existing studies and device demonstrations were performed on exfoliated MoS2 
flakes 11-19. In particular, field-effect-transistors based on monolayer MoS2 was found to 
exhibit high on/off ratios of ~108, steep subthreshold swing of ~70 mV/dec 18,20, with 
reported electron effective mobility ranging from 1 cm2/Vs to 480 cm2/Vs 14,17,20-26 
depending on the device structures, dielectric environment and processing21,27. These 
encouraging early reports coupled with continual engineering efforts 28, present a 
compelling case for monolayer MoS2 as an alternative to traditional organic material or 
amorphous silicon for low-end applications with basic requirement of an effective 
mobility of > 30 cm2/Vs 20 e.g. high resolution displays and photodetection 6,7. 
   
Recently, the advent of mass production technologies has enabled scalable growth of 
polycrystalline monolayer MoS2 by chemical vapor deposition (CVD) 29-32, hence 
providing a commercially viable path towards MoS2 electronics at low cost 33. However, 
the mobility of CVD MoS2 is typically much lower than its exfoliated counterpart, with 
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reported values in the range of 5 to 22 cm2/Vs 34-36. The physical origin of the differences 
between CVD and exfoliated MoS2 are not clear at present, however, structural defects 37 
such as vacancies, dislocations, grain boundaries as well as charged interfacial states due 
to the dielectrics in contact 14 can be responsible for the degradation in mobility. 
Although this problem has presented a major hurdle to the realization of wafer-scale 
MoS2 electronics and photonics, systematic studies of it are very few35.  Very recently, 
the MoS2 community realized that there technical difficulties to accurate mobility 
extraction, due to the role of contacts and fringing capacitive contributions 38. Four-
terminal Hall effect measurements are more accurate, but have only been demonstrated at 
very high carrier densities using a electrolyte gating scheme 26, or at very low 
temperatures 17. These Hall measurements were all performed on exfoliated MoS2, and 
will be more challenging to perform in CVD samples due to significantly larger amount 
of localized states, as will be discussed in this manuscript.  
 
In this paper, we present a systematic methodology for characterizing electronic 
properties of scalable CVD MoS2, reporting also the presence of significant amounts of 
band tail states and their profound impact on the electrical device performance. The 
density distribution and dynamics of these trap states of CVD MoS2 are characterized 
through systematic capacitance and ac conductance measurements. Extraction of basic 
electronic transport quantities like the mobility edge and effective mobility are performed 
using four-probe current measurements. Complementary modeling allows us to draw 
insights into relevant device quantities such as the fractional occupation of band and trap 
states, band mobility and the anomalous sub-threshold slope. Lastly, high field electrical 
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behavior such as drain-induced barrier lowering and critical breakdown fields are 
examined.  
Results 
Characterization of monolayer CVD MoS2 
Monolayer MoS2 were synthesized by CVD, using solid sulfur (S) and molybdenum 
oxide (MoO3) as the precursors and perylene-3,4,9,10-tetracarboxylic acid tetra-
potassium salt  (PTAS) 39 as the seed for the CVD growth (see Methods for details). Hall-
bar devices were fabricated on these CVD MoS2 mono-layers. Fig. 1a illustrated the 
schematic of the device. The top gate dielectrics are 2nm aluminum deposited by e-beam 
evaporation and re-oxidized as a seed layer, followed by 30nm HfO2 deposited by atomic 
layer deposition (ALD). The details of the device process are discussed in Methods. The 
atomic force microscopy (AFM) image and the step height profile at the boundary of a 
MoS2 triangular area are shown in Fig. 1b and the inset of Fig. 1b, respectively. The 
thickness of the MoS2 layer is measured to be about 0.8 nm, confirming its monolayer 
character. The Raman spectrum of the CVD MoS2 is shown in supplementary Fig. S1. 
The E2g and A1g modes are at around 383 and 403 cm-1, respectively. Comparing the peak 
position to the spectrum obtained from the exfoliated monolayer MoS2 40, we further 
verify that the MoS2 film is monolayer. 
 
Density and dynamics of band tail states  
At present, the reported values of the electron mobility in CVD-grown MoS2 devices 34-36 
are at least two orders of magnitude smaller than the intrinsic limit 41, suggesting a high 
degree of disorder and scattering. An inhomogeneous potential distribution in a 
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semiconductor leads to the smearing of the band-edge and the formation of a tail of band-
gap state 42. For example, this inhomogeneity could be the result of a random distribution 
of trapped charges in sulfur vacancies in MoS2 itself 43, or at MoS2–dielectric (SiO2 or 
high-k dielectric) interfaces 14. Structural defects 37, e.g. simple vacancies 43, dislocations 
and grain boundaries would also lead to localized gap states.  
 
The electronic states in the band tail can be characterized using standard capacitance and 
ac conductance measurement commonly used in the study of semiconductor devices 44.  
Here, these localized states respond like traps with different time constants it , and are 
electrically equivalent to an additional capacitance and resistance in parallel to the  
semiconductor capacitance. The gate-to-channel capacitance and resistance were 
measured on the Hall-bars, with high terminal on the top gate and low terminal on the 
source, drain and all four voltage probing leads simultaneously, as shown in 
supplementary Fig. S2. The measured capacitance as a function of frequency is shown in 
Fig. 2a. The observed double hump feature indicates at least two types of traps with 
different time constants at a given gate voltage. Herein, we denote these traps by the 
labels “M” and “B”, for reasons which will be made apparent below.  The equivalent 
circuit model of the device is shown in Fig. 2b with total impedance given by: 
1 1( ) ( )itB itM s j ox sZ Y Y i C i C i C r              (1) 
where  is the angular frequency, Cs is the quantum capacitance of the MoS2, Cj is the 
parasitic capacitance, Cox is the oxide capacitance, sr is the series resistance, YitM and YitB 
are the traps’ admittance. Here 1[ 1/( )]itB itB itB itBY C i C    , where CitB and itB are the 
capacitance and time constant of trap B. The trap capacitance CitB is related to the trap 
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density itBD  via: itB itBC eD ,where e is the elementary electric charge. Similar 
expressions apply to trap M. The measured capacitance in series mode msC  is related to 
the imaginary part of the total impedance Z by: 
       1
* Im[ ]ms
C
Z          (2).  
The lines in Fig. 2a are the fits using this model. We can see that the model provides an 
excellent fit to the experimental data. From the fitting, we can extract the density of traps 
and their time constant as a function of gate voltage, shown in Fig. 2c. Here, we observe 
that traps “M” and “B” are populated predominately within the “mid-gap” and “band-
edge” regions, respectively. 
 
Alternatively, the density and time constant of the traps can be extracted from the ac 
conductance pG
44. The ac conductance is obtained from the measured capacitance and 
resistance. The measured resistances as a function of gate voltage at various frequencies 
are shown in supplementary Fig. S3. The extraction method of ac conductance are 
described in more detail in the Supplementary Note 1. The extracted ac conductance over 
angular frequency pG   is plotted as function of the driving frequencies f  in Fig. 2d. 
Since the density-of-states of type B traps is several orders of magnitude larger than that 
of type M in this gate bias range, we expect the former to dominate the ac conductance. 
The relation between ( )pG  and the trap density itBD  is given as 44: 





G eD           (3) 
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from which one can deduce the itBD and the respective time constant itB from the 
following simple relations 44: 
 




             (5)  
Here, ( )p peakG   is the maximum  pG    value, and 0f  is the frequency at which 
this maximum is obtained. Repeating the above procedure for different top gate voltages 
TGV , allows us to extract ( )itB TGD V  and ( )itB TGV as shown in Fig. 2c.  From Fig. 2c, we 
see that the density-of-states and time constant of B type traps extracted based on the 
capacitance and ac conductance are in good agreement. 
 
Below, we present parameterized models for the electronic density-of-states and their 
time constants fitted to the experiments. We describe the electronic density-of-states of 
the measured distributed trap states at the band-edge (i.e. type B) and the extended states 
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  (6) 
and illustrate them in Fig. 2c and 2e. Here, 0D  is the 2D density-of-states for perfect 
crystalline MoS2, taken to be 3.31014  eV-1cm-2 , consistent with an effective mass of 
0.4 0m  at the conduction band minimum at the K valley for monolayer MoS2 
45. Here we 







    
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the conduction band minimum 41,46, because the carrier population is insignificant at these 
energies at our biasing range. Furthermore, our MoS2 devices are typically n-type doped. 
 is the characteristic energy width of the band tail. In the limit of 0  , ( )nD E  
becomes a step function as required for perfect 2D crystals with the conduction band 
edge situated at DE . '  is chosen so that the two piece-wise functions have continuous 
gradients at DE . Solving the electrostatics problem, to be described below, a best-fit to 
the experimentally extracted density-of-states yields the parameter set: 
0.33  and 100meV  . The comparison between the model ( )n TGD V and the measured 
band tail states ( )itB TGD V  is shown in Fig. 2c, and the mid-gap states ( )itM TGD V  is 
described by an error function instead. The traps’ response time are fitted to an 
exponential model,  
 0 exp mid
E E

               (7) 
and the comparison with experimental data is shown in Fig. 2c.  
 
With the parameterized density-of-states model, we can calculate the ac capacitance and 
compare against experiments. The Poisson equation describing the electrostatics of the 





V E eQ Q
t
       
        (8) 
where topt is the "effective-oxide-thickness" for the top gate dielectric, ox is the dielectric 
constant of silicon oxide, 0Q is a constant which includes contributions from the fixed 
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charges and doping in as-prepared MoS2 etc, and nQ is the electronic charges in the 
smeared out conduction band and can be computed from  
( ) ( , )n n n FQ e D E f E E dE  where nf  is the Fermi Dirac function. In solving for the self-
consistent electrostatics described by Eq. 8, the Fermi energy EF is taken to be the 
reference i.e. 0FE  . Once the electrostatics is determined, the admittance associated 












          (9) 
and the total capacitance can be computed employing the equivalent circuit model in Fig. 
2b, and using equation (1) and (2). Reasonable agreement with the measured ac 
capacitance is obtained as shown in Fig. 2f. 
 
To summarize, the electronic density-of-states model described above is well-calibrated 
to the experimentally measured density and dynamics of the band tail states. It follows an 
exponentially decaying behavior, with a significantly large energy width of 100meV  , 
suggesting a high degree of potential disorder and scattering. This model will be 




The concept of a "mobility edge" has greatly facilitated our understanding of electronic 
transport in a disordered system 47. The mobility edge is a boundary located in the band 
tail, in which states above it are extended states with band transport, while those below it 
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are localized states that conduct via thermally assisted mechanisms such as Mott variable 
range hopping (VRH) 48-50 or an Arrhenius-type activated behavior 51. Four point variable 
temperature measurements were performed on our devices from 4.4 to 400 K as shown in 
Fig. 3a. We found that neither the VRH nor the Arrhenius model can individually 
describe the data satisfactorily over the whole temperature range. It is very likely that a 
combination of both transport mechanisms might be operating here. For example, the 
VRH usually dominates for localized states deep in the band tail, while the Arrhenius-
type activated behavior is more likely for shallow localized states.  
 
The conductance versus the inverse of temperature (1 T ) is shown in Fig. 3b, showing 
the exponential decrease with 1 T over the intermediate temperature range, where the 
conductance G  can be described by: 
/
0
a BE k TG G e          (10) 
where aE  is the activation energy, Bk is the Boltzmann constant and 0G  is a fitting 
parameter. This allows us to extract the activation energy a M FE E E  . The measured 
aE  (versus TGV ) is compared to the model (see Fig 3b inset), which allows us to 
determine the location of the mobility edge ME  in the energy band picture. We found 
that in our devices ME is 0.01eV above DE , as illustrated in Fig. 2e. We also noticed a 
departure from activated behavior at lower temperature or bias, indicating the possible 
onset of an additional transport mechanism such as VRH. The extracted activation energy 
in the inset of Fig. 3b suggests that in most of our gate biases, the Fermi level does not 
exceed the mobility edge energy. However, at large TGV  i.e. 2TGV V , the Fermi energy 
 11
is within tens of meV from the mobility edge. Hence, one can expect an appreciable 
fraction of extended states occupation due to thermal smearing. The calculated band 
carrier density as a function of gate voltage at various temperatures are shown in Fig. 3c. 
 
Transport coefficients 
The “effective mobility”, or sometimes referred to as the “drift mobility”, is a commonly 
used transport coefficient in semiconductors 52. It is defined as the ratio of the measured 
conductivity to the total charge density i.e. eff totalQ  . The total charge density 
totalQ is typically estimated from ( )ox g TC V V , where oxC is the oxide capacitance, gV  is 
the gate voltage, and TV  is the threshold voltage. We extract Cox from the measured 
capacitance at strong accumulation. Fig. 4a shows the effective mobility as a function of 
gate voltage at different temperatures. The effective mobility is <10 cm2/V-s over the 
range of temperature and applied bias in our experiments. Contact resistance is 
eliminated in our measurement which employs a four-probe scheme.  The measured 
effective mobility is significantly lower than the phonon-limited intrinsic mobility in 
monolayer MoS2, predicted to be over 400 cm2/V-s 41, and the highest measured mobility 
of  ~200 cm2/V-s in exfoliated MoS2 devices20. However, it is consistent with results on 
similar CVD-grown MoS2 devices which report mobilities in the range of 5 to 25 cm2/V-s 
35. The significantly lower mobility for CVD-grown MoS2, is to a large part, due to the 
presence of traps. 
The total charge density includes both the free and trapped charges:  total loc bandQ e n n   
where locn and bandn  refer to the density of occupied states below and above the mobility 
edge, respectively. Another commonly used transport coefficient in a disordered system 
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is the "band mobility" 53,54. It is defined as the ratio of the measured conductivity to the 






           (11) 
In general, the density of the extended states is difficult to measure, since the large 
amount of localized states would result in large noise-to-signal ratio the in the Hall 
measurement. Up to now, the Hall effect has only been observed in exfoliated MoS2 with 
very high carrier density induced by an electrolyte gating scheme 26 or at very low 
temperatures 17.  
 
Previously, we obtained ( )nD E  in conjunction with ME in the energy band picture. 
Solving the electrostatics in conjunction with the above information would allow us to 
estimate the fraction of localized and extended states. Fig. 3c plots the computed 
( )band TGn V at different temperatures. The result indicates that bandn  only accounts for less 
than 25% of totaln . Only at high temperature or bias, bandn  can exceed 25% i.e. 300T K  
and 2TGV V . The comparison between the extracted band mobility and measured 
effective mobility is shown in Fig. 4b. The band mobility is several times higher than the 
effective mobility, but still significantly lower than the phonon-limited mobility as 
predicted in Ref. 41. This mobility degradation may involve many sources of scattering. 
For example, structural defects in CVD MoS2 layer and grain boundaries can induce 
short-range scattering. Surface polar phonon either in the high-k dielectrics (HfO2 and 
AlOx) or in the SiO2 substrate underneath can also play a role. However, the significant 
trap population measured here suggests that Coulomb scattering due to trapped charges is 
 13
the likely limiting factor for the electron mobility. Due to the parabolic band-structure of 
MoS2, the energy averaged scattering time due to Coulomb scattering should increase 
proportionally to temperature55 TkB . This is also consistent with the observed trend 




In an ideal semiconductor, the sub-threshold swing is given by 52: 
ln(10)(1 / )B D oxS k T C C  , where CD is the depletion capacitance. The sub-threshold 
swing increases linearly with temperature, since the carrier density increases 




 . In our device, we observed that the 
sub-threshold swing is 200mV/dec and nearly independent of temperature, as shown in 
Fig. 3a. Similar observations were made on MoS2 flakes 11. This departure from the ideal 
behavior can be understood by recalling that the band tail is distributed in energy, i.e. 
exp DE E
    , with an energy width that is significantly larger than the thermal energy 
i.e. Bk T  . Indeed, the calculated sub-threshold behavior confirms that temperature 
does not have a significant effect, as shown in Fig. 3c. Hence, the observed temperature 
independent sub-threshold swing reinforced our earlier conclusions on the existence of 




The electrostatic integrity of an electronic device upon downscaling is often quantified by 
evaluating the amount of drain-induced-barrier-lowering (DIBL) 56. This measures the 
reduction in threshold voltage due to the applied drain bias. A common approach used to 
suppress DIBL involves reducing the channel thickness, since the minimum channel 
length needed to preserve the long channel behavior is typically ~4-5 times the 
electrostatic scaling length s s ox oxt t   for a planar device structure57,58, where s and 
ox  are the dielectric constants of the semiconductor and the gate oxide and st  and oxt  are 
the thicknesses of the semiconductor and gate oxide, respectively. In this regard, thinner 
silicon has been pursued by using SOI (silicon-on-insulator) and ETSOI (extremely thin 
silicon-on-insulator). However, the mobility degrades dramatically as the thickness is 
scaled down due to surface roughness 59,60.  Atomically thin 2D semiconducting material 
such as MoS2 and WSe2 are promising candidates in this regard. The typical DC 
performances of MoS2 MOSFETs with various channel lengths are shown in 
Supplemental Figure S4. Fig. 5a shows the DIBL of CVD MoS2 MOSFET with variable 
channel lengths from 4m to 32nm. Despite the thick dielectric used in our MOSFETs, 
(~34nm HfO2/ AlOx stack for the long channel devices, ~60nm HfO2/ AlOx for the short 
channel devices, limited by the bulging of gate dielectrics on the source/drain side wall), 
a clear upturn of DIBL is only observed at a channel length of 32nm. Extrapolating to a 
device with a 3nm HfO2 gate insulator would predict a limiting channel length feature of 
~7nm. Theoretically, for a MOSFET with monolayer MoS2 (channel thickness: ~0.8nm, 
dielectric constant: 6.8~7.1 0 , where 0  is the vacuum permittivity 61) and 1nm 
equivalent oxide thickness (EOT), the electrostatic scaling length  is only about 1.2nm. 
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These considerations suggest that MoS2 could be a very promising material for scaled, 
high-density electronics. 
 
Breakdown electric fields  
The large band gap of MoS2 implies the possibility of device operation at higher voltages 
or electric fields.  Fig. 5b shows the critical breakdown fields of graphene and CVD 
MoS2 MOSFETs devices. The measurement setup is shown on the upper-left inset of Fig. 
5b. The channel-length dependence of breakdown voltage of MoS2 MOSFETs is shown 
in the lower-right inset of Fig. 5b. The critical field can be extracted from the slope of the 
breakdown voltage vs channel length. Here we extracted the breakdown field from MoS2 
transistors with channel lengths of 80nm and 285nm. (More details about the breakdown 
test results of MoS2 transistors and graphene transistors are shown in the Supplementary 
Figure S5 and S6, and Supplementary Note 2 and 3) The measured breakdown field of 
CVD MoS2 is about 5 times larger than that of graphene, and significantly larger than that 
of SOI with 100nm silicon thickness 62. In this regard, MoS2 can also be a very promising 
platform for power devices. 
 
Discussion 
We have systematically studied the electronic transport properties of CVD MoS2 devices. 
We report the observation of a significant amount of electronic trap states through 
capacitance and ac conductance measurements and their impact on the low-field 
electronic properties of MoS2 devices. In particular, the measured effective mobility 
significantly underestimates the band mobility. An anomalous sub-threshold behavior, 
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with distinctive temperature insensitivity, is also accounted for by the presence of these 
band tail states. We also studied the high-field electronic properties of MoS2 devices and 
demonstrated the possibility to aggressively scale them down and their high breakdown 
electric fields. These attractive device attributes present a compelling case for wafer-scale 
monolayer MoS2 as alternative to organic and other thin film materials for flexible 
electronics and photonics, including high resolution displays, photo-detection, logic 
electronics, power devices with solar energy harvesting etc. From the fundamental 
material standpoint, understanding of the microscopic origin of these band tail states is 




Large-scale monolayer MoS2 was synthesized at 650 C by APCVD using perylene-
3,4,9,10-tetracarboxylic acid tetra-potassium salt (PTAS) as the seed on SiO2/Si substrate 
39. Sulfur powder and molybdenum oxide (MoO3) were used as the precursors for the 
synthesis. The SiO2 thickness was 300 nm. In the Hall-bar and transistor devices, the 
source/drain contact metal stack consisted of Ti/Au/Ti (5/15/5 nm). The MoS2 channel 
was patterned using electron beam lithography and oxygen plasma etching. The top gate 
dielectric was comprised of an AlOx/HfO2 stack. The AlOx was formed by electron beam 
evaporation of 2 nm of aluminum metal followed by its natural oxidization in air for a 
few hours. The 30 nm thick HfO2 layer was formed using atomic layer deposition (ALD) 




The capacitances were measured using Agilent B1500 Semiconductor Device Analyzer 
produced by Agilent technology. The temperature dependence of conductance was 
measured using cryogenic probestation produced in Lake Shore Cryotronics, Inc. The 
Raman spectrum was taken using Labram Aramis produced by Horiba Jobin Yvon. 
Scanning electron microscopy was measured using Leo 1560 produced by Carl Zeiss.  
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Figure 1. Chemical vapor deposition (CVD) molybdenum disulphide (MoS2) physical 
properties and device structure. (a) Schematic of MOSFET with monolayer CVD 
grown MoS2. (b) AFM image of CVD grown MoS2 on SiO2/Si substrate. The scale bar in 
the AFM image is 10m. The inset shows the step height profile of MoS2 in the AFM 
image. 
 
Figure 2. Characterization and modeling of the density and dynamics of band tail 
states. (a) Capacitance as a function of frequency measured at various gate voltages. The 
device width is 4m and length is 44m. The symbols are the experimental results and 
the lines are fittings using the device model shown in (b). (b) The equivalent circuit 
model of the device, simplified parallel model and the measurement model in series 
mode. (c) Density and time constant of trap states as a function of gate voltages. The 
symbols are experimental results extracted from the capacitance Cms and ac conductance 
Gp. The lines are models, see text. (d) Extracted ac conductance over angular frequency 
pG   as a function of frequency f at various gate voltages. (e). Parameterized model, 
( )nD E , describing the electronic density-of-states of both the extended and localized 
states. The valence density-of-state is also included in the illustration using the mirror 
image of conduction density-of-state. The inset illustrates the band diagram of MoS2 
MOSFET. (f) Multi-frequency capacitance of MoS2 Hall-bar as a function of gate 
voltage. The symbols are experimental results and the lines are the modeling results. 
 
 23
Figure 3. Temperature dependence of conductance and activation energy. (a) Four 
point conductance as a function of gate voltage measured at various temperatures from 
4.4K to 400K on a MoS2 Hall-bar. (b) Conductance as a function of reverse of 
temperature 1/T at various gate voltages. The inset shows the activation energy at various 
gate voltages fitted to the Arrhenius activated energy model. The symbols are 
experimental results extracted from the conductance, the solid line gives the modeling 
results. (c) The calculated band carriers as a function of gate voltage at various 
temperatures.  
 
Figure 4. Effective mobility and band mobility. (a) Effective mobility as a function of 
gate voltage measured at various temperatures in MoS2 Hall-bar. (b) Effective mobility 
and the corresponding band mobility as a function of temperature at 4TGV V . The 
mobility limited by MoS2 phonons scattering based on theoretical calculations41 are also 
plotted for comparison.  
 
Figure 5. Device properties at high electrical fields. (a) Drain-induced-barrier-lowering 
(DIBL) of MOSFET with CVD MoS2 at various channel lengths. The inset shows the 
SEM image of the 32nm and 80nm channel length devices. (b) Critical electric field of 
CVD MoS2 and graphene. The upper inset shows the measurement configuration. The 
lower inset shows the lateral breakdown voltage as a function of channel length for 
MOSFET with CVD MoS2. 
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